

**IN THE CLAIMS:**

---

1. (original) A method of providing metallurgy structures for input/output pads of an electronic device comprising a substrate including semiconductor portions thereof, and first and second input/output pads on the substrate, the method comprising:

providing first and second metallurgy structures on the respective first and second input/output pads, the first and second metallurgy structures having a shared metallurgy structure adapted to receive solder and wire bonds.

2. (original) A method according to Claim 1 wherein the first and second metallurgy structures comprise a gold layer on a surface thereof opposite the input/output pads.

3. (original) A method according to Claim 1 wherein providing the metallurgy structures comprises:

providing underbump metallurgy layers on the respective input/output pads; ✓  
providing barrier layers on the underbump metallurgy layers; and  
providing passivation layers on the barrier layers.

4. (original) A method according to Claim 3 wherein providing underbump metallurgy layers comprises:

providing adhesion layers on the respective input/output pads; and  
providing conduction layers on the adhesion layers.

5. (original) A method according to Claim 3 wherein providing underbump metallurgy layers comprises providing a continuous underbump metallurgy layer on the substrate and on the first and second input/output pads.

6. (original) A method according to Claim 5 wherein providing the barrier

In re: Mis et al.  
Serial No.: 09/966,316  
Filed: September 27, 2001  
Attorney's Docket No. 9180-5  
Page 3

layers comprises selectively electroplating the barrier layers on the underbump metallurgy layer and wherein providing the passivation layers comprises selectively electroplating the passivation layers on the barrier layer.

7. (original) A method according to Claim 6 wherein providing the passivation layers is followed by:

removing portions of the continuous underbump metallurgy layer not covered by the barrier layers and the passivation layers.

8. (original) A method according to Claim 4 wherein the adhesion layers comprise titanium layers, and wherein the conduction layers comprise copper layers.

9. (original) A method according to Claim 3 wherein the barrier layers comprise nickel layers.

10. (original) A method according to Claim 9 wherein the barrier layers have a thickness in a range of 0.5 microns to 2.0 microns.

11. (original) A method according to Claim 3 wherein the passivation layers comprise gold layers.

12. (original) A method according to Claim 11 wherein the gold layers have a thickness in a range of 0.05 microns to 2.0 microns.

13. (original) A method according to Claim 1 further comprising:  
providing a solder structure on the first metallurgy structure opposite the substrate; and  
maintaining the second metallurgy structure free of solder.

C1  
cont.

14. (currently amended) A method according to Claim 13 further comprising:  
bonding a wire to the second metallurgy structure; and  
bonding a second substrate to the first substrate via the solder structure,  
wherein the wire is bonded to the second metallurgy structure and the second  
substrate is bonded to the first substrate at a same time.

15. (original) A method according to Claim 13 further comprising:  
bonding a second substrate to the first substrate via the solder structure.

C1  
Cont. 1  
16. (original) A method according to Claim 1 wherein the electronic device  
further comprises a protective insulating layer on the substrate and on portions of  
the first and second input/output pads so that portions of the input/output pads are  
exposed through the protective insulating layer.

17. (currently amended) A method for providing a metallurgy structure for an  
input/output pad of an electronic device comprising a substrate and an input/output  
pad on the substrate, the method comprising;  
providing an underbump metallurgy layer on the input/output pad;  
providing a barrier layer on the underbump metallurgy layer; and  
providing a passivation layer on the barrier layer;  
wherein providing the underbump metallurgy layer comprises:  
providing an adhesion layer on the input/output pad; and  
providing a conduction layer on the adhesion layer.

18. (cancelled)

19. (currently amended) A method according to Claim 48 17 wherein  
providing the adhesion layer comprises providing a titanium layer, and wherein  
providing the conduction layer comprises providing a copper layer.

20. (original) A method according to Claim 17 wherein the barrier layer comprises a nickel layer.

21. (original) A method according to Claim 20 wherein the barrier layer has a thickness in a range of 0.5 microns to 2.0 microns.

22. (original) A method according to Claim 17 wherein the passivation layer comprises a gold layer.

23. (original) A method according to Claim 22 wherein the gold layer has a thickness in a range of 0.05 microns to 2.0 microns.

24. (original) A method according to Claim 17 further comprising:  
providing a solder structure on the metallurgy structure opposite the substrate.

25. (original) A method according to Claim 24 wherein the electronic device comprises a second input/output pad on the substrate, the method further comprising:

providing a second underbump metallurgy layer on the second input/output pad;

providing a second barrier layer on the second underbump metallurgy layer;  
and

providing a second passivation layer on the second barrier layer; and  
bonding a wire to the second passivation layer.

26. (original) A method according to Claim 24 further comprising:  
bonding a second substrate to the first substrate via the solder structure.

CI  
Cont.

27. (original) A method according to Claim 17 further comprising:  
a protective insulating layer on the substrate and on portions of the  
input/output pad so that portions of the input/output pad are exposed through the  
protective insulating layer.

28. (original) A method according to Claim 17 wherein the passivation layer  
is adapted to receive solder and wire bonds.

C1  
Cont.  
Claims 29-61 (canceled)

62. (currently amended) A method for providing bonding structures for  
input/output pads of an electronic device comprising a substrate and first and  
second input/output pads on the substrate, the method comprising;

providing first and second barrier layers on the respective first and second  
input/output pads wherein the first and second barrier layers each comprise nickel  
wherein the first and second barrier layer have a same thickness;

providing first and second passivation layers on the respective first and  
second barrier layers wherein the first and second passivation layers comprise a  
same material other than nickel and have a same thickness; and

providing a solder structure on the first passivation layer while maintaining the  
second passivation layer free of solder.

63. (original) A method according to Claim 62 further comprising:  
providing first and second under bump metallurgy layers between the first and  
second barrier layers and the first and second input/output pads.

64. (original) A method according to Claim 62 further comprising:  
reflowing the solder structure so that the first passivation layer<sub>1</sub> diffuses into

the solder structure.

65. (original) A method according to Claim 64 wherein during reflowing the solder structure, lead from the solder structure diffuses into a portion of the first barrier layer.

66. (original) A method according to Claim 62 further comprising:  
bonding a wire to the second passivation layer.

C1  
Cont. 67. (original) A method according to Claim 62 wherein the passivation layer comprises a gold layer.

68. (original) A method according to Claim 62 further comprising:  
bonding a second substrate to the first substrate via the solder structure.

69. (currently amended) A method of forming an electronic device comprising:

forming an input/output pad on a substrate;

forming a bonding structure on the input/output pad, the bonding structure including a barrier layer comprising nickel on the input/output pad, and a solder structure on the barrier layer;

forming a second input/output pad on the substrate;

forming a second bonding structure on the second input/output pad, the second bonding structure including, a second barrier layer comprising nickel on the second input/output pad, and a gold layer on the barrier layer comprising nickel;

bonding a wire to the second bonding structure; and

bonding a second substrate to the solder structure so that the wire and the second substrate are bonded to the first substrate at a same time.

70. (previously presented) A method according to Claim 69 further comprising:

forming an under bump metallurgy layer between the nickel barrier layer and the input/output pad.

71. (previously presented) A method according to Claim 70 wherein the under bump metallurgy layer comprises an adhesion layer on the input/output pad, and a conduction layer on the adhesion layer.

C1  
Cont.  
72. (previously presented) A method according to Claim 71 wherein the adhesion layer comprises a titanium layer, and wherein the conduction layer comprises a copper layer.

73. (previously presented) A method according to Claim 69 wherein the barrier layer comprises a nickel layer free of lead and an alloy layer including nickel and lead between the nickel layer free of lead and the solder structure.

74. (canceled)

75. (canceled)

76. (previously presented) A method according to Claim 69 further comprising:

forming a protective insulating layer on the substrate and on portions of the input/output pad so that portions of the input/output pad are exposed through the protective insulating layer.

77. (New) A method according to Claim 13 further comprising:  
bonding a wire to the second metallurgy structure.

78. (New) A method according to Claim 24 wherein the electronic device comprises a second input/output pad on the substrate, the method further comprising:

providing a second underbump metallurgy layer on the second input/output pad;

providing a second barrier layer on the second underbump metallurgy layer;

providing a second passivation layer on the second barrier layer;

bonding a wire to the second passivation layer; and

bonding a second substrate to the first substrate via the solder structure so that the wire and the second substrate are bonded to the first substrate at a same time.

79. (New) A method according to Claim 66 further comprising:

bonding a second substrate to the first substrate via the solder structure so that the wire and the second substrate are bonded to the first substrate at a same time.

80. (New) A method according to Claim 25 wherein the first under bump metallurgy layer, the first barrier layer, and the first passivation layer comprise a first metallurgy structure, wherein the second underbump metallurgy layer, the second barrier layer, and the second passivation layer comprise a second metallurgy structure, and wherein the first and second metallurgy structures have a shared metallurgy structure adapted to receive solder and wire bonds.

81. (New) A method according to Claim 62 wherein the first barrier layer and the first passivation layer comprise a first metallurgy structure, wherein the second barrier layer and the second passivation layer comprise a second metallurgy

C1  
Cont.



In re: Mis et al.  
Serial No.: 09/966,316  
Filed: September 27, 2001  
Attorney's Docket No. 9180-5  
Page 10

structure, and wherein the first and second metallurgy structures have a shared metallurgy structure adapted to receive solder and wire bonds.

C1

---